Digital System Test And Testable Design: Using ... -

Memory fault models, MBIST (Memory BIST) methods, and functional procedures.

Scan architectures, RT-level scan design, and Boundary Scan (JTAG). Digital System Test and Testable Design: Using ...

Random and deterministic test generation methods, plus sequential circuit test generation. Memory fault models, MBIST (Memory BIST) methods, and